MPW / Shuttle access

UMC 65nm MPW

Plan a 65nm multi-project wafer run at UMC through TOMPW Service. We coordinate shared-mask access, EDA sign-off, shuttle scheduling and the downstream packaging or test path for global chip teams.

Node: 65nmMPW, NTO and production evaluation

Why 65nm

65nm is a widely available, low-cost node with mature PDKs and ample IP. TOMPW coordinates 65nm MPW shuttles for prototype and volume production alike.

Typical applications

✓MCU and IoT chips
✓Mixed-signal and RF
✓PMIC and consumer ICs
✓Industrial applications

What a 65nm MPW at UMC involves

A 65nm MPW (multi-project wafer) shuttle places several customer designs on one shared mask set, so each team pays only for its portion of the wafer. TOMPW Service handles slot selection, DRC/LVS review and logistics so your GDSII reaches UMC's line on schedule.

✓MPW shuttle access

✓Mixed-signal platform coordination

✓RF and analog process support

✓Embedded memory integration

Technologies & platforms at 65nm

CMOS

BCD

eFlash

RF CMOS

HV CMOS

Notes for 65nm programs

UMC is especially strong for mixed-signal programs that do not require advanced nodes.
TOMPW can coordinate multi-project wafer runs to reduce NRE.

Best-fit applications

Mixed-signal ASIC programsRF and connectivity chipsIndustrial and consumer applicationsCost-sensitive production

Expert reviewed

This page is reviewed by Henry, CEO, TOMPW Service. Henry is the CEO of TOMPW Service and a chip-design specialist with 20 years in the semiconductor industry.

Discuss a 65nm MPW at UMC

TOMPW Service can coordinate a 65nm MPW shuttle with UMC as part of a scoped execution path.

Email for a Quote

COMMON QUESTIONS

Working with UMC 65nm MPW through TOMPW

Can TOMPW arrange a 65nm MPW shuttle at UMC?

Yes. TOMPW coordinates 65nm MPW and shuttle access at UMC for overseas teams, handling slot selection, EDA checks and logistics so your design reaches the shared mask on schedule.

What does a 65nm MPW run at UMC typically include?

A 65nm MPW run bundles your design onto a shared reticle with other projects, covering mask share, wafer fabrication at UMC, and standard probe. Packaging, final test and NTO transition are planned separately with TOMPW.

How long does a 65nm MPW cycle take at UMC?

Cycle time depends on UMC's shuttle cadence for 65nm, usually a few months from mask data to returned wafers. Missing a window means waiting for the next one, so TOMPW recommends booking early.

What comes after a 65nm MPW at UMC?

After a successful 65nm MPW, teams typically move to NTO or full-mask production. TOMPW helps plan that transition, including package selection, test development and volume ramp through UMC and downstream partners.

RELATED FOUNDRY PROFILES

Other foundries teams compare UMC with

SMICMPW & access →TowerMPW & access →NexchipMPW & access →HHGraceMPW & access →

RELATED SERVICES